View CXA1390AQAR_5624817.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

description the cxa1390aq/ar are ccd camera's signal processing ics which extract signals from the ccd output. these bipolar ics perform correlated double sampling. agc, color separation, high luminance detection and others. additionary, these ics are not affected by irregular pulses which occure during the ccd shutter mode. featuers pin compatible upgraded version of cxa1390q/r which can be swapped out while using same peripheral chips almost completely corrects irregular pulses and their negative affects correlated double sampling function alllows for the suppression of low band noise in the ccd output agc amplifier, which has high s/n ratio and wide gain control range, enhances the camera sensitivity output for iris adjustment. high luminance detection output usage of vg (regulator) output allows for the formation of iris and agc loop which are not affected by supply voltage functation operating conditions supply voltage v cc 4.75 to 5.25 v block diagram and pin configuration (top view) application s/h and agc for ccd camera structure bipolar silicon monolithic ic absolute maximum ratings (ta = 25?) supply voltage v cc 12 v operating temperature topr ?0 to +75 ? storage temperature tstg ?5 to +150 ? allowable power dissipation p d 600 (qfp) mw 950 (vqfp) * mw * (40mm 40mm, t = 0.8mm with a mounted glass epoxy substrate) ?1 cxa1390aq/ar e90941a78 s/h and agc for ccd camera sony reserves the right to change products and specifications without prior notice. this information does not convey any license by any implication or otherwise under any patents or other right. application circuits shown, if any, are typical examples illustrating the operation of the devices. sony cannot assume responsibility for any problems arising out of the use of these circuits. cxa1390aq 48 pin qfp (plastic) cxa1390ar 48 pin lqfp (plastic) det out v cc 2 iris gc iris level det clp gnd iris clp iris out vg out wnd pblk clp1 csagc sl csagc gc cs out cs ccd gc cs ccd sl cs clp f3 out f2 out f1 out gy out dc out xsh1 det level agc clp agc out op in + op in op out agc cont agc max agc sel xshp xshd clp4 pg in data in v cc 1 xsp3 xsp2 xsp1 gnd fsh1 f3 clp f2 clp f1 clp xsh2 clp clp clp wnd blk wnd sh sh lpf gate slice or vg max slice gc gc clp blk sh lpf clp blk clp blk sh sh sh sh gc op agc com xshd com xshp xshp xshp xshd clp4 clp4 xsp3 xsp2 pblk pblk sh lpf clp blk xsp1 pblk mode sw clp1 clp1 clp1 clp1 wnd pblk clp1 wnd pblk clp1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 28 29 30 40 39 38 37 36 35 34 31 32 33 41 42 43 44 45 46 47 48 1 18
?2 cxa1390aq/ar pin description and standard pin voltage (v cc = 5v) pin no. 1 34 35 40 41 42 48 2 3 4 5 6 27 7 18 20 26 45 46 47 10 17 24 symbol xsh1 xshp high speed pulse input pin for s/h (active at l) dc output pin of f 1 to f 3 output black level signal output pin capacitor connecting pin for clamp signal output pin signal output pin vcc fluctuations effect is minor on dc level xshd xsp3 xsp2 xsp1 xsh2 dc out gy out f1 out f2 out f3 out agc out cs clp iris clp det clp agc clp f3 clp f2 clp f1 clp cs out iris out det out 1.7 to 2.2v h: 4v and above l: 1v and below 1.8 to 2.1v black level 1.8 to 2.1v 2.6 to 3.3v 2.0 to 2.6v 1.9 to 2.6v 2.3 to 2.8v 2.0 to 2.6v 2.0 to 2.6v 2.0 to 2.6v 1.7 to 2.0v 1.7 to 2.0v voltage equivalent circuit description 200 130 200 40 35 34 41 42 48 1 2 1k 180a 3 4 5 6 27 300 360a 130 7 18 20 26 45 46 47 300 200a 10 17 24
?3 cxa1390aq/ar 8 9 11 12 21 22 25 31 32 cs ccd sl cs ccd gc csagc gc csagc sl iris level iris gc det level agc cont agc max level adjustment pin of high luminance detection pin of the input signal gain adjustment pin of input signal high luminance part gain adjustment pin of high luminance port after agc level adjustment pin of high luminance detection after agc adjustment pin of iris output weighting (active at wnd = l) gain adjustment pin of iris output adjustment pin of det output weighting (active at wnd = l) agc amplifier gain adjustment pin agc amplifier max gain adjustment pin clp1 pulse input pin active at h (opb clamp) pre blk pulse input pin active at l window pulse input pin active at l clp4 pulse input pin active at h regulator output pin (used for the formation of agc and iris loop) operation amplifier non inverted input pin operation amplifier inverted input pin (test mode at 0v) h: 4v and above l: 1v and below 2.6 to 3.1v 1 to 3.3v 13 clp1 14 p blk 15 wnd 36 clp4 16 vg out 28 op in + 29 op in 130 8 9 11 12 21 22 25 31 32 130 13 14 130 15 36 100a 16 28 29 130 130 pin no. symbol voltage equivalent circuit description
?4 cxa1390aq/ar 30 op out output pin h: 4.2v and above l: 1.2v and below 33 agc sel agc amplifier gain selection pin v cc : low gain mode gnd: high gain mode 37 38 pg in data in ccd signal input pin black level 2.7 to 3.2v 44 fshi adjustment pin for color separation s/h follow up speed (normally used open) 1.4 to 1.8v pin no. symbol voltage equivalent circuit description 500a 3.6v 30 50k 33 3.3v 100a 38 37 8.5k 130 44
?5 cxa1390aq/ar electrical characteristics (ta = 25?, v cc = 5.0v) current consumption cont min. cont max. max. min. agc color sepa- ration iris det id acon min. agc out/data in agc cont = 1.5v agc max = 5v agc sel = 0v agc out/data in agc cont = 4.5v agc max = 5v agc sel = 0v agc out/data in agc cont = 4.5v agc max = 1.5v agc sel = 0v acon max. max min. gain shift agc out (sel = 5v) /agc out (sel = 0v) gshi blk offset note 1) ? blk gain color separation output/agc out (f 1 , f 2 , f 3 ) f gain blk offset gain cont max. gain cont min. window level max. window level min. gain window level max. window level min. dc out gate gain note 1) f ? blk dc gy out/agc out gy iris out/data in iris gc = 5v wnd = 5v ir max. iris out/data in iris gc = 1.5v wnd = 5v ir min. gain cont max. ratio (attenuation) iris gc = 1.5v iris level = 5v wnd = 0v irw max. gain cont max. ratio (attenuation) iris gc = 1.5v iris level = 1.5v wnd = 0v irw min. det out/agc out wnd = 5v det g det out/agc out det level = 5v wnd = 0v det max. level max. ratio det level = 1.5v wnd = 0v det min. symbol item conditions min. typ. max. unit 32 48 65 ma 68db 30 32 db 17 20 db ? ? ? db ?0 0 +10 mv ?.5 0 +0.5 db ?0 0 +10 mv 1.8 1.95 2.1 v ?.5 0 +0.5 db 4 8 db ?4 db 18 22 db ? 0 db ? ? +0.5 db ? ? +0.5 db ?3 db
?6 cxa1390aq/ar max. gain cs ccd cs agc csc max. csout differential/ data in differential cs ccd sl = 4.1v cs ccd gc = 5v pblk = 0v 13 16 db min. gain csc min. csout differential/ data in differential cs ccd sl = 4.1v cs ccd gc = 1.5v pblk = 0v ? 1 db max. slice csc max. sl input conversion slice level cs ccd sl = 1.5v note 1) 0.7 v min. slice csc min. sl input conversion slice level cs ccd sl = 5v note 1) 40 100 mv max. gain csa max. cs out data in = 0.2vpp cs agc gc = 5v cs agc sl = 4.2v cs ccd gc = 1.5v cs ccd sl = 1.5v note 2) 0.5 vpp min. gain csa min. cs out differential/ agc outdifferential cs agc gc = 1.5v cs agc sl = 4.2v cs ccd gc = 1.5v cs ccd sl = 1.5v note 2) ? 1 db max. slice csa max. sl agc out conversion cs agc sl = 1.5v note 3) 1.2 v min. slice csa min. sl agc out conversion cs agc sl = 5v note 3) 0.06 0.1 v test mode test data in = 0.5vpp cs ccd gc = 0v note 4) 0.5 vpp h level oph op in + = 2.1v op in ?= 2.0v 4.2 v l level opl op in + = 2.0v op in ?= 2.1v 0.9 1.2 v vg at no load 2.6 2.85 3.1 v op- amp vg out symbol item conditions min. typ. max. unit
?7 cxa1390aq/ar note 1) note 2) voltage between data in input black level and the high luminance level determined by cs ccd sl pin voltage. note 3) voltage between the black level at agc out and the high luminance level determined by cs agc sl pin voltage. note 4) s/h output data in input can be monitored by turning cs ccd gc (pin 9) to 0v. indicates the specification output signal blk input 5 0 black level high luminance level indicates the specification data in cs out black level high luminance level indicates the specification agc out cs out
?8 cxa1390aq/ar test circuit note 1) capacitor unit value at f. note 2) voltage in parentheses are those not specified in the electrical characteristics test conditions. note 3) indicates a test pin. (for both ac and dc) (3v ) (3v) (3v) (3v) (3v) (2v) (2v) (1.5v) (5v) (0v) csagc sl csagc gc cs out cs ccd gc cs ccd sl cs clp f3 out f2 out f1 out gy out dc out xsh1 det level agc clp agc out op in + op in op out agc cont agc max agc sel xshp xshd clp4 pg in data in v cc 1 xsp3 xsp2 xsp1 gnd fsh1 f3 clp f2 clp f1 clp xsh2 det out v cc 2 iris gc iris level det clp gnd iris clp iris out vg out wnd pblk clp1 clp clp clp wnd blk wnd sh sh lpf gate slice or vg max slice gc gc clp blk sh lpf clp blk clp blk sh sh sh sh gc op agc com xshd com xshp xshp xshp xshd clp4 clp4 xsp3 xsp2 pblk pblk sh lpf clp blk xsp1 pblk mode sw clp1 clp1 clp1 clp1 wnd pblk clp1 wnd pblk clp1 0.1 clp4 0.1 0.1 v cc 5v in 0.1 0.1 0.1 0.1 10 0.1 0.1 (3v) (3v) (3v) (3v) clp2 v cc 5v 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 28 29 30 40 39 38 37 36 35 34 31 32 33 41 42 43 44 45 46 47 48 1 18 10
?9 cxa1390aq/ar timing diagram for testing 5v 0 5v 0 2sec 2sec 1h equivalent to black differs with every test output signal level data in input clp 1 clp 4 output waveform agc out iris out f 1 to f 3 out gy out det out cs out
?10 cxa1390aq/ar standard control characteristics (v cc = 5v, ta = 25?) db 0 ? ?0 ?5 ?0 12345v det window control characteristics (weighting characteristics) (wnd = 0v) gain control characteristics when det level = 5v is set at 0db det level voltage db 25 20 15 10 5 0 012345v iris gain control characteristics iris gc voltage db 0 ? ?0 ?5 ?0 12345v iris window control characteristics (weighting characteristics) (wnd = 0v) gain control characteristics when iris level=5v is set at 0db iris level voltage db 30 20 10 5 012345v agc maximum control characteristics (agc cont = 5v) agc maximum voltage db 30 25 20 15 10 5 012345v agc amplifier gain control characteristics (agc max. = 5v) agc cont voltage
?11 cxa1390aq/ar db 20 15 10 5 0 cs ccd gain control characteristics 01234 5v cs ccd gc voltage v 0 0.2 0.4 0.6 0.8 1.0 cs ccd slice control characteristics 012 3 45v cs ccd sl voltage v 1.6 1.2 0.8 0.4 0 cs agc slice control characteristics 12 345v cs agc sl voltage (high luminance detection level control after agc) input conversion value db 20 15 10 5 0 cs agc gain control characteristics 1234 5v cs agc gc voltage slice gca cs ccd sl cs ccd gc cs out data in note 1-a, 1-b slice gca cs agc sl cs agc gc cs out color separation note 2-a, 2-b agc black level detection level note 1-b voltage indicated at cs ccd slice control characteristics note 1-a characteristics indicated at cs ccd gain control characteristics =ratio of 3 and 2 (db) note 2-b voltage indicated at cs agc slice control characteristics note 2-a characteristics indicated at cs agc slice control characteristics =ratio of 3 and 2 (db) (3) (2) (1) (1) (2) (3) (1) (2) (3) (3) (2) (1) (high luminance detection level control) input conversion value note 1-a note 1-b note 2-b note 2-a black level detection level
?12 cxa1390aq/ar supply voltage characteristics standard design documentation (ta = 25?) db 30 25 20 15 10 5 012345 agc amplifier gain control characteristics (agc max. = v cc ) agc cont voltage 5v 5.25v 4.75v v cc 5 ( ) db 25 20 15 10 5 0 012345 iris gain control characteristics iris gc volage 5v 5.25v 4.75v v cc 5 db 0 ? ?0 ?5 ?0 12345 det window control (weighting characteristics) wnd=0v gain control characteristics when det level=vcc is set at 0db det level voltage 5v 5.25v 4.75v v cc 5 ( ) db 0 ? ?0 ?5 ?0 12345 iris window control characeristics (weighting characteristics) wnd = 0v gain control characteristics when iris level = vcc is set at 0db iris level voltage 5v 5.25v 4.75v v cc 5 ( ) db 30 20 10 5 012345 agc maximum control characteristics agc maximum voltage (agc cont = v cc ) 5v 5.25v 4.75v v cc 5 ( )
?13 cxa1390aq/ar db 20 15 10 5 0 cs agc gain control characteristics 12345 cs agc gc voltage ( ) v cc 5 5v 4.75v 5.25v v 1.6 1.2 0.8 0.4 0 cs agc slice control characteristics 1234 5 cs agc sl voltage (high luminance detection level control after agc) input conversion value ( ) v cc 5 5v 4.75v 5.25v v 0 0.2 0.4 0.6 0.8 1.0 cs ccd slice control characteristics 01234 5 cs ccd sl voltage ( ) v cc 5 5v 4.75v 5.25v db 20 15 10 5 0 cs ccd gain control characteristics 012345 ( ) cs ccd gc voltage 5v 4.75v 5.25v v cc 5 slice gca cs ccd sl cs ccd gc cs out data in note 1-a, 1-b slice gca cs agc sl cs agc gc cs out color separation note 2-a, 2-b agc black level detection level note 1-b voltage indicated at cs ccd slice control characteristics note 1-a characteristics indicated at cs ccd gain control characteristics =ratio of 3 and 2 (db) black level detection level note 2-b voltage indicated at cs agc slice control characteristics note 2-a characteristics indicated at cs agc slice control characteristics =ratio of 3 and 2 (db) (3) (2) (1) (1) (2) (3) (1) (2) (3) (3) (2) (1) (high luminance detection level control) input conversion value note 1-b note 1-a note 2-a note 2-b
?14 cxa1390aq/ar standard design documentation temperature characteristics (v cc = 5v) db 25 20 15 10 5 0 012345 iris gain control characteristics iris gc voltage ?0? 25? 75? v db 30 25 20 15 10 5 012345 agc amplifier gain control characteristics (agc max. = v cc ) agc cont voltage ?0? v 25? 75? db 30 20 10 5 012345 agc maximum control characteristics agc maximum voltage (agc cont = v cc ) ?0? 25? 75? v db 0 ? ?0 ?5 ?0 12345 iris window control characteristics (weighting characteristics) iris level voltage 75? v db 0 ? ?0 ?5 ?0 12345 det window control (weighting characteristics) det level voltage ?0? 25? 75? v (wnd = 0v) gain control characteristics when det level = v cc, ta = 25? is set at 0db. 25? (wnd = 0v) gain control characteristics when iris level = v cc, ta=25? is set at 0db. ?0?
?15 cxa1390aq/ar db 20 15 10 5 0 cs ccd gain control characteristics 012345v cs ccd gc voltage ?0? 25? 75? v 0 0.2 0.4 0.6 0.8 1.0 cs ccd slice control characteristics 012 3 45 cs ccd sl voltage (high luminance detection level control) input conversion value ?0? 25? 75? v v 1.6 1.2 0.8 0.4 0 cs agc slice control characteristics 12 345 cs agc sl voltage (high luminance detection level control after agc) input conversion value ?0? 25? 75? v db 20 15 10 5 0 cs agc gain control characteristics 1234 5 cs agc gc voltage ?0? 25? 75? v slice gca cs ccd sl cs ccd gc cs out data in note 1-a, 1-b slice gca cs agc sl cs agc gc cs out color separation note 2-a, 2-b agc black level detection level note 1-b voltage indicated at cs ccd slice control characteristics note 1-a characteristics indicated at cs ccd gain control characteristics =ratio of 3 and 2 (db) black level detection level note 2-b voltage indicated at cs agc slice control characteristics note 2-a characteristics indicated at cs agc slice control characteristics =ratio of 3 and 2 (db) (3) (2) (1) (1) (2) (3) (1) (2) (3) (3) (2) (1) note 2-b note 2-a note 1-a note 1-b
?16 cxa1390aq/ar cxa1390 series system diagram (the title insertion function can be removed by doing away with cxa1393an) pg-in data-in v cc 1 xsp3 xsp2 xsp1 gnd fshi f3-clp f2-clp f1-clp xsh2 clp4 xshd xshp agc-sel agc-max agc-cont op -out op in-n op in-p agc-out agc-clp det- level xsh1 dc-out gy -out f1-out f2-out f3-out cs-clp cs-ccd-sl cs-ccd-gc cs-out cs-agc-gc cs-agc- sl det- out v cc 2 iris-gc iris-level det-clp gnd iris-clp iris-out vg-out wnd pblk clp1 cxa1390aq/ar dly0- out dly1-out y1-gain dly1-in dly2-in y2-gain gnd lpf-adj1 lpf-adj2 lpf-adj3 v cc ygam- cont yh-in yo- clp s1-in s2-in dlc1-in c1-gain dlco-out r-mix mpx2-clp mpx1-clp b-mtx id b-gain b-cont r-cont r-gain b-clp g-clp r-clp c level yh- clp dlyh-in dlyh-clp dlyh-out yh-out1 yh-out2 tp dlyh-gain clp4 clp2 vap-out vap-gain vap-clp vap-slice cs-clp cs-in r-y gain b-y gain b-y out c- slice wb-dc wb-b wb-g wb-r cgam-cont gnd yl-out cs-out vcs-gain r-y hue b-y hue r-y out cxa1391 q/r ytblk noise-slice yh-clp yh-in yl-yh clp yl-yh in agnd clp4 clp2 b-level b-y in b-y clp shp- level dle shp-clp1 dld shp-clp2 shp-out y-level fader-mode fader-sig setup sync-level sync r-y in r-y clp dv cc 4fsc lalt nc nc fsc-out bfg bf cblk ctblk wc setup- clp v-out v ide o-out chroma-out dgnd c-in av cc c-out cs-y cs-agc mode cxa1392q/r dr-out ct-blk dy-out yt-blk dy-clp dy-in v cc yg-in yr-in yb-in yt-gc ct-gc clp4 db-out db-in dr-in gnd cb-in cg-in cr-in hys- cont th-cont comp-in comp- out 2 3 4 5 6 7 8 9 10 11 12 1 13 14 15 16 17 18 19 20 21 23 24 22 detector lpf lpf ihdl dl ihdl ihdl ihdl w/b controller dl lpf bpf 5v 5v cxa1393an/am 5v 5v ccd y vid c 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 36 35 34 31 32 33 40 39 38 37 41 42 43 44 45 46 47 48 2 3 4 5 6 7 8 9 10 11 12 1 20 21 22 23 24 25 26 27 28 29 30 31 32 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 1 40 39 38 37 36 35 34 33 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 63 64 61 62 26 27 28 29 30 36 35 34 31 32 33 25 40 39 38 37 41 42 43 44 45 46 47 48 2 3 4 5 6 7 8 9 10 11 12 1 13 14 15 16 17 18 19 20 21 22 23 24 tg sg controller for titler 5v 5v xsh1 xsp1 xsp2 clp4 xshd xshp clp2 bfg wnd blk cr yr dl xsh2 clp1 id pblk cg yg cb yb bf sync lalt 4fsc
?17 cxa1390aq/ar package outline unit: mm cxa1390aq cxa1390ar sony code eiaj code jedec code m package structure package material lead treatment lead material package weight epoxy resin solder / palladium plating copper / 42 alloy 48pin qfp (plastic) 15.3 0.4 12.0 ?0.1 + 0.4 0.8 0.3 ?0.1 + 0.15 0.12 13 24 25 36 37 48 112 2.2 ?0.15 + 0.35 0.9 0.2 0.1 ?0.1 + 0.2 13.5 0.15 0.15 ?0.05 + 0.1 qfp-48p-l04 * qfp048-p-1212-b 0.7g sony code eiaj code jedec code package material lead treatment lead material package weight epoxy / phenol resin solder plating 42 alloy package structure 48pin lqfp (plastic) 9.0 0.2 * 7.0 0.1 1 12 13 24 25 36 37 48 (0.22) 0.18 ?0.03 + 0.08 0.5 0.08 (8.0) 0.5 0.2 0.127 ?0.02 + 0.05 0.1 0.1 0.5 0.2 a 1.5 ?0.1 + 0.2 0?to 10 detail a 0.2g lqfp-48p-l01 * qfp048-p-0707-a 0.1 note: dimension * ?does not include mold protrusion.

▲Up To Search▲

Price & Availability of CXA1390AQAR

	To Download CXA1390AQAR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .